

# 

## Miniature, Low-Voltage, **Precision Step-Down Controller**

#### General Description

The MAX1637 synchronous, buck, switch-mode powersupply controller generates the CPU supply voltage in battery-powered systems. The MAX1637 is a strippeddown version of the MAX1636 in a smaller 16-pin QSOP package. The MAX1637 is intended to be powered separately from the battery by an external bias supply (typically the +5V system supply) in applications where the battery exceeds 5.5V. The MAX1637 achieves excellent DC and AC output voltage accuracy. This device can operate from a low input voltage (3.15V) and delivers the excellent load-transient response needed by upcoming generations of dynamic-clock CPUs.


Using synchronous rectification, the MAX1637 achieves up to 95% efficiency. Efficiency is greater than 80% over a 1000:1 load-current range, which extends battery life in system-suspend or standby mode. Excellent dynamic response corrects output load transients caused by the latest dynamic-clock CPUs within five 300kHz clock cycles. Powerful 1A on-board gate drivers ensure fast external N-channel MOSFET switching.

The MAX1637 features a logic-controlled and synchronizable, fixed-frequency, pulse-width-modulation (PWM) operating mode. This reduces noise and RF interference in sensitive mobile-communications and pen-entry applications. Asserting the SKIP pin enables fixed-frequency mode, for lowest noise under all load conditions. For a stand-alone device that includes a +5V VL linear regulator and low-dropout capabilities, refer to the MAX1636 data sheet.

### **Applications**

Notebook Computers Handy-Terminals, PDAs Subnotebook Computers

### Pin Configuration



Idle Mode is a trademark of Maxim Integrated Products.


## **Features**

- ♦ ±2% DC Accuracy
- ♦ 0.1% (typ) DC Load Regulation
- ♦ Adjustable Switching Frequency to 350kHz
- **♦** Idle Mode<sup>™</sup> Pulse-Skipping Operation
- ♦ 1.10V to 5.5V Adjustable Output Voltage
- ♦ 3.15V Minimum IC Supply Voltage (at VCC pin)
- **♦ Internal Digital Soft-Start**
- ♦ 1.1V ±2% Reference Output
- ♦ 1µA Total Shutdown Current
- **♦ Output Overvoltage Crowbar Protection**
- ♦ Output Undervoltage Shutdown (foldback)
- **♦ Tiny 16-Pin QSOP Package**

### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1637EEE	-40°C to +85°C	16 QSOP

### Typical Operating Circuit



**MIXIM** 

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

GND to PGND+2V to -2V	REF Short-Circuit to GNDIndefinite
LX, BST to GND0.3V to +36V	Operating Temperature Range40°C to +85°C
BST, DH to LX0.3V to +6V	Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
V <sub>CC</sub> , V <sub>GG</sub> , CSL, CSH, SHDN to GND0.3V to +6V	QSOP (derate 8.3mW/°C above +70°C)667mW
DL to GND0.3V to (V <sub>GG</sub> + 0.3V)	Storage Temperature Range65°C to +160°C
REF, $\overline{\text{SKIP}}$ , SYNC, CC to GND0.3V to (V <sub>CC</sub> + 0.3V)	Junction Temperature+150°C
REF Output Current	Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1,  $V_{CC} = V_{GG} = 5V$ , SYNC =  $V_{CC}$ ,  $I_{REF} = 0$ mA,  $T_A = 0$ °C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SMPS CONTROLLER						ı
Input Voltage Range	Vcc, Vgg	Vcc, Vgg			5.5	V
Output Voltage	FB tied to V <sub>OUT</sub> , 0mV < includes line and load re		1.080	1.100	1.120	V
Output Adjustment Dange	V <sub>CC</sub> = 5V		V <sub>REF</sub>		5.5	V
Output Adjustment Range	V <sub>CC</sub> = 3.3V		V <sub>REF</sub>		3.6	V
Current-Limit Threshold	CSH > CSL		80	100	120	mV
Current-Limit Threshold	CSH < CSL		-145	-100	-55	mv
Power Consumption	Output not switching	Vcc = Vgg = 5V		1.5	2.5	mW
rower Consumption		VCC = VGG = 3.3V		1	1.75	IIIVV
Shutdown Supply Current	$\overline{SHDN} = GND, V_{CC} = V_{CC}$	GG		0.5	3	μΑ
FB Input Current	VFB = VREF		-50		50	nA
Soft-Start Ramp Time	SHDN to full current limi	t, four levels		512		clocks
Idle-Mode Switchover Threshold	CSH - CSL		20	30	40	mV
AC Load Regulation	CSH - CSL = 0mV to CSH - CSL = 100mV			2		%
INTERNAL REFERENCE			-			
V <sub>CC</sub> Undervoltage Lockout Threshold	Rising edge, hysteresis	= 15mV	2.80		3.05	V
VGG Undervoltage Lockout Threshold	Rising edge, hysteresis	= 15mV	2.80		3.05	V
REF Output Voltage	REF load = 0µA		1.080	1.100	1.120	V
REF Load Regulation	REF load = 0µA to 50µA				10	mV
REF Line Regulation	Vcc = 3.15V to 5.5V				3	mV
OSCILLATOR						
On alliator Francisco	SYNC = VCC	SYNC = V <sub>C</sub> C		300	330	1.1.1=
Oscillator Frequency	SYNC = GND		170	200	230	kHz
Maximum Duty Factor	SYNC = V <sub>C</sub> C		89	92		%
	SYNC = GND		93	96		70
SYNC Input Pulse Width High			200			ns
SYNC Input Pulse Width Low			200			ns
SYNC Input Rise/Fall Time	(Note 1)				200	ns
SYNC Input Frequency Range			240		340	kHz

/V|/|X|/V|

### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{CC} = V_{GG} = 5V$ , SYNC =  $V_{CC}$ ,  $I_{REF} = 0$ mA,  $T_A = 0$ °C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OVERVOLTAGE PROTECTION					
Overvoltage Trip Threshold	FB, with respect to regulation point	4	7	10	%
Overvoltage Fault Propagation Delay	FB to DL delay, 22mV overdrive, C <sub>GATE</sub> = 2000pF		1.25		μs
Output Undervoltage Lockout Threshold	% of nominal output	60	70	80	%
Output Undervoltage Lockout Delay	From shutdown or power-on-reset state		6144		clocks
INPUTS AND OUTPUTS					
Logic Input Voltage High	SHDN, SKIP, SYNC	2.4			V
Logic Input Voltage Low	SHDN, SKIP, SYNC			0.8	V
Logic Input Bias Current	Pin at GND or V <sub>CC</sub>	-1		1	μΑ
Current-Sense Input Leakage Current	CSH = CSL = 5V, V <sub>CC</sub> = V <sub>GG</sub> = GND, either CSH or CSL input			10	μΑ
Gate Driver Sink/Source Current	DH or DL forced to 2V		1		Α
Gate Driver On-Resistance	High or low, DH or DL			7	Ω

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1, V<sub>CC</sub> = V<sub>GG</sub> = 5V, SYNC = V<sub>CC</sub>, I<sub>REF</sub> = 0mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SMPS CONTROLLER					•
Input Voltage Range	Vcc, Vgg	3.15		5.5	V
Output Voltage	FB tied to V <sub>OUT</sub> , 0mV < (CSH - CSL) < 80mV, includes line and load regulation	1.080		1.120	V
Output Adjustment Dange	V <sub>CC</sub> = 5V	V <sub>REF</sub>		5.5	V
Output Adjustment Range	V <sub>CC</sub> = 3.3V	V <sub>REF</sub>		3.6	V
Current-Limit Threshold	CSH > CSL	70		130	mV
Power Consumption	V <sub>CC</sub> = V <sub>GG</sub> = 5V, output not switching			2.5	mW
Power Consumption	$V_{CC} = V_{GG} = 3.3V$ , output not switching			1.75	mW
INTERNAL REFERENCE					
V <sub>CC</sub> Undervoltage Lockout Threshold	Rising edge, hysteresis = 15mV	2.80		3.05	V
V <sub>GG</sub> Undervoltage Lockout Threshold	Rising edge, hysteresis = 15mV	2.80		3.05	V
OSCILLATOR					
Oscillator Frequency	SYNC = V <sub>CC</sub>	262		338	kHz
Oscillator Frequency	SYNC = GND	170		230	KIIZ
SYNC Input Pulse Width High		200			ns
SYNC Input Pulse Width Low		200			ns
SYNC Input Rise/Fall Time				200	ns
SYNC Input Frequency Range		240		340	kHz

### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V<sub>CC</sub> = V<sub>GG</sub> = 5V, SYNC = V<sub>CC</sub>, I<sub>REF</sub> = 0mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.) (Note 2)


PARAMETER	CONDITIONS		TYP	MAX	UNITS
OVERVOLTAGE PROTECTION		·			
Overvoltage Trip Threshold	FB, with respect to regulation point	4.0		10	%
Output Undervoltage Lockout Threshold	% of nominal output	60		80	%
INPUTS AND OUTPUTS					
Logic Input Voltage High	SHDN, SKIP, SYNC	2.4			V
Logic Input Voltage Low	SHDN, SKIP, SYNC			0.8	V

Note 1: Guaranteed by design, not production tested.

Note 2: Specifications from -40°C to 0°C are guaranteed by design and not production tested.


### Typical Operating Characteristics


(Vout = 3.3V,  $T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)


( $V_{OUT} = 3.3V$ ,  $T_A = +25$ °C, unless otherwise noted.)






















## Typical Operating Characteristics (continued)

 $(V_{OUT} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 





### Pin Description

PIN	NAME	FUNCTION
1	CSH	High-Side Current-Sense Input
2	CSL	Low-Side Current-Sense Input
3	FB	Feedback Input. Connect to center of resistor divider.
4	CC	Compensation Pin. Connect a small capacitor to GND to set the integration time constant.
5	REF	1.100V Reference Output. Capable of sourcing 50μA for external loads. Bypass with 0.22μF minimum.
6	SHDN	Shutdown Control Input. Turns off entire IC. When low, reduces supply current below 0.5μA (typ). Drive with logic input or connect to RC network between GND and V <sub>CC</sub> for automatic start-up.
7	SYNC	Oscillator Frequency Select and Synchronization Input. Tie to V <sub>CC</sub> for 300kHz operation; tie to GND for 200kHz operation.
8	GND	Analog Ground
9	Vcc	Main Analog Supply-Voltage Input to the Chip. VCC powers the PWM controller, logic, and reference. Input range is 3.15V to 5.5V. Bypass to GND with a 0.1µF capacitor close to the pin.
10 VGG is used by both VCC and VGG, isolate VCC from VGG with a		Gate-Drive and Boost-Circuit Power Supply. Can be driven from a supply other than $V_{CC}$ . If the same supply is used by both $V_{CC}$ and $V_{GG}$ , isolate $V_{CC}$ from $V_{GG}$ with a $20\Omega$ resistor. Bypass to PGND with a $4.7\mu$ F capacitor. $V_{GG}$ current = $(Q_{G1} + Q_{G2})$ x f, where $Q_{G}$ is the MOSFET gate charge at $V_{GS} = V_{GG}$ .
11	DL	Low-Side Gate-Driver Output
12	PGND	Power Ground
13	BST	Boost Capacitor Connection
14	DH	High-Side Gate-Driver Output
15	LX	Inductor Connection
16	SKIP	Low-Noise Mode Control. Forces fixed-frequency PWM operation when high.




Figure 1. Standard Application Circuit

### Standard Application Circuit

The basic MAX1637 buck converter (Figure 1) is easily adapted to meet a wide range of applications where a 5V or lower supply is available. The components listed in Table 1 represent a good set of trade-offs among cost, size, and efficiency, while staying within the worst-case specification limits for stress-related parameters such as capacitor ripple current. Do not change the circuit's switching frequency without first recalculating component values (particularly inductance value at maximum battery voltage).

The power Schottky diode across the synchronous rectifier is optional because the MOSFETs chosen incorporate a high-speed silicon diode. However, installing the Schottky will generally improve efficiency by about 1%. If used, the Schottky diode DC current must be rated to at least one-third of the maximum load current.

## \_Detailed Description

The MAX1637 is a BiCMOS, switch-mode power-supply (SMPS) controller designed primarily for buck-topology regulators in battery-powered applications where high efficiency and low quiescent supply current are critical. Light-load efficiency is enhanced by automatic idlemode operation—a variable-frequency, pulse-skipping mode that reduces transition and gate-charge losses. The step-down, power-switching circuit consists of two N-channel MOSFETs, a rectifier, and an LC output filter. Output voltage for this device is the average AC voltage at the switching node, which is regulated by changing the duty cycle of the MOSFET switches. The gate-drive signal to the high-side N-channel MOSFET, which must exceed the battery voltage, is provided by a flying-capacitor boost circuit that uses a 100nF capacitor between BST and LX. Figure 2 shows the major circuit blocks.

**Table 1. Component Selection for Standard Applications** 

COMPONENT	LOAD CURRENT					
COMPONENT	2A	3A (EV KIT)	7A (EV KIT)	3A		
Input Voltage Range	7V to 22V	7V to 22V	7V to 22V	4.75V to 30V		
Output Voltage Range	2.5V	2.5V	1.7V	3.3V		
Application	Chipset Supply	Chipset Supply	CPU Core	General Purpose		
Frequency	300kHz	300kHz	300kHz	300kHz		
Q1 High-Side MOSFET	1/2 Si4902DY or 1/2 MMDF3NO3HD	International Rectifier IRF7403 or Siliconix Si4412	Fairchild FDS9412 or International Rectifier IRF7403	International Rectifier IRF7403 or Siliconix Si4412		
Q2 Low-Side MOSFET	1/2 Si4902DY or 1/2 MMDF3NO3HD	International Rectifier IRF7413 or Siliconix Si4410DY	Fairchild FDS6680 or Siliconix Si4420DY	International Rectifier IRF7413 or Siliconix Si4410DY		
C1 Input Capacitor	10µF, 25V ceramic Tokin C34Y5U1E106Z or Marcon/United Chemicon THCR40E1E106ZT	10µF, 25V ceramic Tokin C34Y5U1E106Z or Marcon/United Chemicon THCR40E1E106ZT	4 x 10µF, 25V ceramic Tokin C34Y5U1E106Z or Marcon/United Chemicon THCR40E1E106ZT	10μF, 30V Sanyo OS-CON		
C2 Output Capacitor	220μF, 6.3V tantalum Sprague 595D227X96R3C2	470μF, 6.3V tantalum Kemet T510X477(1)006AS or 470μF, 4V tantalum Sprague 594D477X0004R2T	3 x 470µF, 6.3V tantalum Kemet T510X477(1)006AS or 470µF, 4V tantalum Sprague 594D477X0004R2T	470μF, 6.3V tantalum Kemet T510X477(1)006AS or 470μF, 4V tantalum Sprague 594D477X0004R2T		
R1 Resistor	0.033 <b>Ω</b> , 1% (2010) Dale WSL-2010-R033F	0.020 <b>Ω</b> , 1% (2010) Dale WSL-2010-R020F	0.010 <b>Ω</b> , 1% (2512) Dale WSL-2512-R010F	0.020 <b>Ω</b> , 1% (2010) Dale WSL-2010-R020F		
L1 Inductor	10µH Coilcraft DO3316P-103 or Coiltronics UP2-100	10μΗ Sumida CDRH125-100	2.2µH Panasonic P1F2R0HL or Coiltronics UP4-2R2 or Coilcraft DO5022P-222HC	10µH Sumida CDRH125-100		

### **Table 2. Component Suppliers**

COMPANY	FACTORY FAX (COUNTRY CODE)	USA PHONE
AVX	(1) 803-626-3123	(803) 946-0690
Central Semiconductor	(1) 516-435-1824	(516) 435-1110
Coilcraft	(1) 847-639-1469	(847) 639-6400
Coiltronics	(1) 561-241-9339	(561) 241-7876
Dale	(1) 605-665-1627	(605) 668-4131
Fairchild	(1) 408-721-1635	(408) 721-2181
International Rectifier (IR)	(1) 310-322-3332	(310) 322-3331
IRC	(1) 512-992-3377	(512) 992-7900

COMPANY	FACTORY FAX (COUNTRY CODE)	USA PHONE
Marcon/United Chemi-Con	(1) 847-696-9278	(847) 696-2000
Matsuo	(1) 714-960-6492	(714) 969-2491
Motorola	(1) 602-994-6430	(602) 303-5454
Panasonic	(1) 714-373-7183	(714) 373-7939
Sanyo	(81) 7-2070-1174	(619) 661-6835
Siliconix	(1) 408-970-3950	(408) 988-8000
Sprague	(1) 603-224-1430	(603) 224-1961
Sumida	(81) 3-3607-5144	(847) 956-0666
TDK	(1) 847-390-4428	(847) 390-4373
Tokin	(1) 408-434-0375	(408) 432-8020




Figure 2. Functional Diagram

The pulse-width-modulation (PWM) controller consists of a multi-input PWM comparator, high-side and low-side gate drivers, and logic. It uses a 200kHz/300kHz synchronizable oscillator. The MAX1637 contains fault-protection circuits that monitor the PWM output for undervoltage and overvoltage. It includes a 1.100V pre-

cision reference. The circuit blocks are powered from an internal IC power rail that receives power from  $V_{CC}$ .  $V_{GG}$  provides direct power to the synchronous-switch gate driver, but provides indirect power to the high-side-switch gate driver via an external diode-capacitor boost circuit.




Figure 3. PWM Controller Functional Diagram

#### **PWM Controller Block**

The heart of the current-mode PWM controller is a multi-input, open-loop comparator that sums four signals: the output voltage error signal with respect to the reference voltage, the current-sense signal, the integrated voltage-feedback signal, and the slope-

compensation ramp (Figure 3). The PWM controller is a direct-summing type, lacking a traditional error amplifier and the phase shift associated with it. This direct-summing configuration approaches ideal cycle-by-cycle control over the output voltage.

#### Idle Mode

When SKIP is low, idle-mode circuitry automatically optimizes efficiency throughout the load-current range. Idle mode dramatically improves light-load efficiency by reducing the effective frequency, subsequently reducing switching losses. It forces the peak inductor current to ramp to 30% of the full current limit, delivering extra energy to the output and allowing subsequent cycles to be skipped. Idle mode transitions seamlessly to fixed-frequency PWM operation as load current increases (Table 3).

#### Fixed-Frequency Mode

When SKIP is high, the controller always operates in fixed-frequency PWM mode for lowest noise. Each pulse from the oscillator sets the main PWM latch that turns on the high-side switch for a period determined by the duty factor (approximately VOUT / VIN). As the high-side switch turns off, the synchronous rectifier latch is set; 60ns later, the low-side switch turns on. The low-side switch stays on until the beginning of the next clock cycle.

In PWM mode, the controller operates as a fixed-frequency, current-mode controller in which the duty factor is set by the input/output voltage ratio. PWM mode (SKIP = high) forces two changes on the PWM controller. First, it disables the minimum-current comparator, ensuring fixed-frequency operation. Second, it changes the detection threshold for reverse-current limit from 0mV to -100mV, allowing the inductor current to reverse at light loads. This results in fixed-frequency operation and continuous inductor-current flow. PWM mode eliminates discontinuous-mode inductor ringing and improves cross-regulation of transformer-coupled, multiple-output supplies.

Table 3. SKIP PWM Table

SKIP	LOAD CURRENT	MODE	DESCRIPTION
Low	Light	Idle	Pulse-skipping, discontin- uous inductor current
Low	Heavy	PWM	Constant frequency PWM, continuous inductor current
High	Light	PWM	Constant frequency PWM, continuous inductor current
High	Heavy	PWM	Constant frequency PWM, continuous inductor current

The current-mode feedback system regulates the peak inductor-current value as a function of the output voltage error signal. In continuous-conduction mode, the average inductor current is nearly the same as the peak current, so the circuit acts as a switch-mode transconductance amplifier. This pushes the second output LC filter pole, normally found in a duty-factor-controlled (voltage-mode) PWM, to a higher frequency. To preserve inner-loop stability and eliminate regenerative inductor-current "staircasing," a slope-compensation ramp is summed into the main PWM comparator to make the apparent duty factor less than 50%.

The relative gains of the voltage-sense and current-sense inputs are weighted by the values of the current sources that bias four differential input stages in the main PWM comparator (Figure 4). The voltage sense into the PWM has been conditioned by an integrated component of the feedback voltage, yielding excellent DC output voltage accuracy. See the *Output Voltage Accuracy* section for details.




Figure 4. Main PWM Comparator Functional Diagram

#### REF, Vcc, and Vgg Supplies

The 1.100V reference (REF) is accurate to  $\pm 2\%$  over temperature, making REF useful as a precision system reference. Bypass REF to GND with a 0.22µF (min) capacitor. REF can supply up to 50µA for external loads. Loading REF reduces the main output voltage slightly because of the reference load-regulation error.

The MAX1637 has two independent supply pins, VCC and VGG. VCC powers the sensitive analog circuitry of the SMPS, while VGG powers the high-current MOSFET drivers. No protection diodes or sequencing requirements exist between the two supplies. Isolate VGG from VCC with a  $20\Omega$  resistor if they are powered from the same supply. Bypass VCC to GND with a  $0.1\mu\text{F}$  capacitor located directly adjacent to the pin. Use only small-signal diodes for the boost circuit (10mA to 100mA Schottky or 1N4148 diodes are preferred), and bypass VGG to PGND with a  $4.7\mu\text{F}$  capacitor directly at the package pins. The VCC and VGG input range is 3.15V to 5.5V.

#### High-Side Boost Gate Drive (BST)

Gate-drive voltage for the high-side N-channel switch is generated by a flying-capacitor boost circuit (Figure 2). The capacitor between BST and LX is alternately charged from the V<sub>GG</sub> supply and placed parallel to the high-side MOSFET's gate-source terminals.

On start-up, the synchronous rectifier (low-side MOSFET) forces LX to 0V and charges the boost capacitor to Vgg. On the second half-cycle, the SMPS turns on the high-side MOSFET by closing an internal switch between BST and DH. This provides the necessary enhancement voltage to turn on the high-side switch, an action that boosts the gate-drive signal above the battery voltage.

Ringing at the high-side MOSFET gate (DH) in discontinuous-conduction mode (light loads) is a natural operating condition. It is caused by residual energy in the tank circuit, formed by the inductor and stray capacitance at the switching node, LX. The gate-drive negative rail is referred to LX, so any ringing there is directly coupled to the gate-drive output.

#### Synchronous-Rectifier Driver (DL)

Synchronous rectification reduces conduction losses in the rectifier by shunting the normal Schottky catch diode with a low-resistance MOSFET switch. Also, the synchronous rectifier ensures proper start-up of the boost gate-driver circuit. If the synchronous power MOSFET is omitted for cost or other reasons, replace it with a small-signal MOSFET, such as a 2N7002.

If the circuit is operating in continuous-conduction mode, the DL drive waveform is simply the complement of the DH high-side-drive waveform (with controlled dead time to prevent cross-conduction or "shoot-through"). In discontinuous (light-load) mode, the synchronous switch is turned off as the inductor current falls through zero.

#### Shutdown Mode and Power-On Reset

SHDN is a logic input with a threshold of about 1.5V that, when held low, places the IC in its 0.5μA shutdown mode. The MAX1637 has no power-on-reset circuitry, and the state of the device is not known on initial power-up. In applications that use logic to drive \$\overline{S}HDN\$, it may be necessary to toggle \$\overline{S}HDN\$ to initialize the part once VCC is stable. In applications that require automatic start-up, drive \$\overline{S}HDN\$ through an external RC network (Figure 5). The network will hold \$\overline{S}HDN\$ low until VCC stabilizes. Typical values for R and C are 1MΩ and 0.01μF. For slow-rising VCC, use a larger capacitor. When cycling VCC, VCC must stay low long enough to discharge the 0.01μF capacitor, otherwise the circuit may not start. A diode may be added in parallel with the resistor to speed up the discharge.

#### Current-Limiting and Current-Sense Inputs (CSH and CSL)

The current-limit circuit resets the main PWM latch and turns off the high-side MOSFET switch whenever the voltage difference between CSH and CSL exceeds 100mV. This limiting is effective for both current flow directions, putting the threshold limit at  $\pm 100$ mV. The tolerance on the positive current limit is  $\pm 20$ %, so the external low-value sense resistor (R1) must be sized for 80mV / IPEAK, where IPEAK is the peak inductor current required to support the full load current. Components must be designed to withstand continuous current stresses of 120mV / R1.




Figure 5. Power-On Reset RC Network for Automatic Start-Up

For prototyping or for very high-current applications, it may be useful to wire the current-sense inputs with a twisted pair rather than PC traces (two pieces of wrapped wire twisted together are sufficient). This reduces the noise picked up at CSH and CSL, which can cause unstable switching and reduced output current.

# Oscillator Frequency and Synchronization (SYNC)

The SYNC input controls the oscillator frequency as follows: low selects 200kHz, high selects 300kHz. SYNC can also be used to synchronize with an external 5V CMOS or TTL clock generator. It has a guaranteed 240kHz to 340kHz capture range. A high-to-low transition on SYNC initiates a new cycle.

Operation at 300kHz optimizes the application circuit for component size and cost. Operation at 200kHz increases efficiency, reduces dropout, and improves load-transient response at low input-output voltage differences (see the *Low-Voltage Operation* section).

#### Output Voltage Accuracy (CC)

Output voltage error is guaranteed to be within  $\pm 2\%$  over all conditions of line, load, and temperature. The MAX1637's DC load regulation is typically better than 0.1%, due to its integrator amplifier. The device optimizes transient response by providing a feedback signal with a direct path from the output to the main summing PWM comparator. The integrated feedback signal from the CC transconductance amplifier is also

summed into the PWM comparator, with the gain weighted so that the signal has only enough gain to correct the DC inaccuracies. The integrator's response time is determined by the time constant set by the capacitor placed on the CC pin. The time constant should neither be so fast that the integrator responds to the normal Vout ripple, nor too slow to negate the integrator's effect. A 470pF to 1500pF CC capacitor is sufficient for 200kHz to 300kHz frequencies.

Figure 6 shows the output voltage response to a 0A to 3A load transient with and without the integrator. With the integrator, the output voltage returns to within 0.1% of its no-load value with only a small AC excursion. Without the integrator, load regulation is degraded (Figure 6b). Asymmetrical clamping at the integrator output prevents worsening of load transients during pulse-skipping mode.

#### Output Undervoltage Lockout

The output undervoltage-lockout circuit protects against heavy overloads and short-circuits at the main SMPS output. This scheme employs a timer rather than a foldback current limit. The SMPS has an undervoltage-protection circuit, which is activated 6144 clock cycles after the SMPS is enabled. If the SMPS output is under 70% of the nominal value, it is latched off and does not restart until SHDN is toggled. Applications that use the recommended RC power-on-reset circuit will also clear the fault condition when V<sub>CC</sub> falls below 0.5V (typical). Note that undervoltage protection can




Figure 6a. Load-Transient Response with Integrator Active




Figure 6b. Load-Transient Response with Integrator Deactivated

make prototype troubleshooting difficult since only 20ms or 30ms elapse before the SMPS is latched off. The overvoltage crowbar protection is disabled in output undervoltage mode.

#### **Output Overvoltage Protection**

The overvoltage crowbar-protection circuit is intended to blow a fuse in series with the battery if the main SMPS output rises significantly higher than its standard level (Table 4). In normal operation, the output is compared to the internal precision reference voltage. If the output goes 7% above nominal, the synchronous-rectifier MOSFET turns on 100% (the high-side MOSFET is simultaneously forced off) in order to draw massive amounts of battery current to blow the fuse. This safety feature does not protect the system against a failure of the controller IC itself, but is intended primarily to guard against a short across the high-side MOSFET. A crowbar event is latched and can only be reset by a rising edge on SHDN (or by removal of the V<sub>CC</sub> supply voltage). The overvoltage-detection decision is made relative to the regulation point.

#### Internal Digital Soft-Start Circuit

Soft-start allows a gradual increase of the internal current-limit level at start-up to reduce input surge currents. The SMPS contains an internal digital soft-start circuit controlled by a counter, a digital-to-analog converter (DAC), and a current-limit comparator. In shutdown, the soft-start counter is reset to zero. When the SMPS is enabled, its counter starts counting oscillator pulses, and the DAC begins incrementing the comparison voltage applied to the current-limit comparator. The DAC output increases from 0mV to 100mV in five equal steps as the count increases to 512 clocks. As a result, the main output capacitor charges up relatively slowly.

The exact time of the output rise depends on output capacitance and load current, but it is typically 1ms with a 300kHz oscillator.

#### Setting the Output Voltage

The output voltage is set via a resistor divider connected to FB (Figure 1). Calculate the output voltage with the following formula:

$$VOUT = VREF (1 + R2 / R3)$$

where  $V_{REF} = 1.1V$  nominal.

Recommended normal values for R3 range from  $5k\Omega$  to  $100k\Omega$ . To achieve a 1.1V nominal output, connect FB directly to CSL. Remote output voltage sensing is possible by using the top of the external resistor divider as the remote sense point.

### \_Design Procedure

The standard application circuit (Figure 1) contains a ready-to-use solution for common application needs. Use the following design procedure to optimize the basic schematic for different voltage or current requirements. But before beginning a design, firmly establish the following:

- Maximum input (battery) voltage, V<sub>IN(MAX)</sub>. This value should include the worst-case conditions, such as no-load operation when a battery charger or AC adapter is connected but no battery is installed. V<sub>IN(MAX)</sub> must not exceed 30V.
- Minimum input (battery) voltage, V<sub>IN(MIN)</sub>. This value should be taken at full load under the lowest battery conditions. If the minimum input-output difference is less than 1.5V, the filter capacitance required to maintain good AC load regulation increases (see Low-Voltage Operation section).

**Table 4. Operating Modes** 

MODE	SHDN	CONDITIONS	STATUS	NOTES
Run	High	Vout in regulation	All circuit blocks active	Normal operation
Shutdown	Low	_	All circuit blocks off	Lowest current consumption
Overvoltage (Crowbar)	High	V <sub>OUT</sub> greater than 7% above regulation point	REF = off, DL = high	Rising edge on SHDN exits crowbar
Output Undervoltage Lockout	High	V <sub>OUT</sub> below 70% of nominal after 20ms to 30ms timeout expires	REF = off, DL = low	Rising edge on SHDN exits UVLO

#### **Inductor Value**

The exact inductor value is not critical and can be freely adjusted to allow trade-offs among size, cost, and efficiency. Lower inductor values minimize size and cost, but reduce efficiency due to higher peakcurrent levels. The smallest inductor value is obtained by lowering the inductance until the circuit operates at the border between continuous and discontinuous mode. Further reducing the inductor value below this crossover point results in discontinuous-conduction operation, even at full load. This helps lower output filter capacitance requirements, but efficiency suffers under these conditions, due to high I<sup>2</sup>R losses. On the other hand, higher inductor values produce greater efficiency, but also result in resistive losses due to extra wire turns—a consequence that eventually overshadows the benefits gained from lower peak current levels. High inductor values can also affect load-transient response (see the VSAG equation in the Low-Voltage Operation section). The equations in this section are for continuous-conduction operation.

Three key inductor parameters must be specified: inductance value (L), peak current (IPEAK), and DC resistance (RDC). The following equation includes a constant, LIR, which is the ratio of inductor peak-to-peak AC current to DC load current. A higher LIR value allows lower inductance, but results in higher losses and ripple. A good compromise is a 30% ripple-current to load-current ratio (LIR = 0.3), which corresponds to a peak inductor current 1.15 times higher than the DC load current.

 $L = V_{OUT}(V_{IN}(MAX) - V_{OUT}) / (V_{IN}(MIN) \times f \times I_{OUT} \times LIR)$ 

where f = switching frequency (normally 200kHz or 300kHz), and  $I_{OUT}$  = maximum DC load current.

The peak current can be calculated as follows:

IPEAK = ILOAD + [VOUT(VIN(MAX) - VOUT) / (2 x f x L x VIN(MAX))]

The inductor's DC resistance should be low enough that RDC x IPEAK < 100mV, as it is a key parameter for efficiency performance. If a standard, off-the-shelf inductor is not available, choose a core with an LI² rating greater than L x IPEAK² and wind it with the largest diameter wire that fits the winding area. For 300kHz applications, ferrite-core material is strongly preferred; for 200kHz applications, Kool-Mu® (aluminum alloy) or even powdered iron is acceptable. If light-load efficiency is unimportant (in desktop PC applications, for example), then low-permeability iron-powder cores can

be acceptable, even at 300kHz. For high-current applications, shielded-core geometries (such as toroidal or pot core) help keep noise, EMI, and switching-waveform jitter low.

#### **Current-Sense Resistor Value**

The current-sense resistor value is calculated according to the worst-case, low-current limit threshold voltage (from the *Electrical Characteristics*) and the peak inductor current:

RSENSE = 80mV / IPEAK

Use IPEAK from the second equation in the *Inductor Value* section. Use the calculated value of RSENSE to size the MOSFET switches and specify inductor saturation-current ratings according to the worst-case high-current-limit threshold voltage:

IPEAK = 120mV / RSENSE

Low-inductance resistors, such as surface-mount metal film, are recommended.

#### Input Capacitor Value

Connect low-ESR bulk capacitors directly to the drain on the high-side MOSFET. The bulk input filter capacitor is usually selected according to input ripple current requirements and voltage rating, rather than capacitor value. Electrolytic capacitors with low enough equivalent series resistance (ESR) to meet the ripple-current requirement invariably have sufficient capacitance values. Aluminum electrolytic capacitors, such as Sanyo OS-CON or Nichicon PL, are superior to tantalum types, which risk power-up surge-current failure, especially when connecting to robust AC adapters or low-impedance batteries. RMS input ripple current (IRMS) is determined by the input voltage and load current, with the worst case occurring at  $V_{\text{IN}} = 2 \times V_{\text{OUT}}$ . Therefore, when  $V_{\text{IN}}$  is 2 x  $V_{\text{OUT}}$ :

IRMS = ILOAD / 2

 $V_{CC}$  and  $V_{GG}$  should be isolated from each other with a 20 $\Omega$  resistor and bypassed to ground independently. Place a 0.1μF capacitor between  $V_{CC}$  and GND, as close to the supply pin as possible. A 4.7μF capacitor is recommended between  $V_{GG}$  and PGND.

#### **Output Filter Capacitor Value**

The output filter capacitor values are generally determined by the ESR and voltage-rating requirements, rather than by actual capacitance requirements for loop stability. In other words, the low-ESR electrolytic capacitor that meets the ESR requirement usually has more output capacitance than is required for AC stability.

Kool-Mu is a trademark of Magnetics, Inc.

Use only specialized low-ESR capacitors intended for switching-regulator applications, such as AVX TPS, Sprague 595D, Sanyo OS-CON, or Nichicon PL series. To ensure stability, the capacitor must meet both minimum capacitance and maximum ESR values as given in the following equations:

COUT > VREF(1 + VOUT / VIN(MIN)) / VOUT x RSENSE x f
RESR < RSENSE x VOUT / VREF

where RESR can be multiplied by 1.5, as discussed below.

These equations are worst case, with 45 degrees of phase margin to ensure jitter-free, fixed-frequency operation, and provide a nicely damped output response for zero to full-load step changes. Some cost-conscious designers may wish to bend these rules with less-expensive capacitors, particularly if the load lacks large step changes. This practice is tolerable if some bench testing over temperature is done to verify acceptable noise and transient response.

No well-defined boundary exists between stable and unstable operation. As phase margin is reduced, the first symptom is timing jitter, which shows up as blurred edges in the switching waveforms where the scope does not quite sync up. Technically speaking, this jitter (usually harmless) is unstable operation since the duty factor varies slightly. As capacitors with higher ESRs are used, the jitter becomes more pronounced, and the load-transient output voltage waveform starts looking ragged at the edges. Eventually, the load-transient waveform has enough ringing on it that the peak noise levels exceed the allowable output voltage tolerance. Note that even with zero phase margin and gross instability, the output voltage seldom declines beyond IPEAK x RESR (under constant loads).

Designers of RF communicators or other noise-sensitive analog equipment should be conservative and stay within the guidelines. Designers of notebook computers and similar commercial-temperature-range digital systems can multiply the RESR value by a factor of 1.5 without affecting stability or transient response.

The output voltage ripple, which is usually dominated by the filter capacitor's ESR, can be approximated as IRIPPLE x RESR. There is also a capacitive term, so the full equation for ripple in continuous-conduction mode is VRIPPLE(p-p) = IRIPPLE x [RESR + 1 /  $(2\pi f \times \text{COUT})$ ]. In idle mode, the inductor current becomes discontinuous, with high peaks and widely spaced pulses, so the noise can actually be higher at light load (compared to full load). In idle mode, calculate the output ripple as follows:

VRIPPLE(p-p) = (0.02 x RESR / RSENSE) + [0.0003 x L x (1 / VOUT + 1 / (VIN - VOUT)) / RSENSE<sup>2</sup> x CF]

# Selecting Other Components MOSFET Switches

The high-current N-channel MOSFETs must be logic-level types with guaranteed on-resistance specifications at VGS = 4.5V. Lower gate-threshold specifications are better (i.e., 2V max rather than 3V max). Drain-source breakdown voltage ratings must at least equal the maximum input voltage, preferably with a 20% margin. The best MOSFETs have the lowest on-resistance per nanocoulomb of gate charge. Multiplying RDS(ON) by Qg provides a good figure of merit for comparing various MOSFETs. Newer MOSFET process technologies with dense cell structures generally perform best. The internal gate drivers tolerate >100nC total gate charge, but 70nC is a more practical upper limit to maintain best switching times.

In high-current applications, MOSFET package power dissipation often becomes a dominant design factor. I<sup>2</sup>R power losses are the greatest heat contributor for both high-side and low-side MOSFETs. I<sup>2</sup>R losses are distributed between Q1 and Q2 according to duty factor, as shown in the following equations. Generally, switching losses affect only the upper MOSFET since the Schottky rectifier usually clamps the switching node before the synchronous rectifier turns on. Gate-charge losses are dissipated by the driver and do not heat the MOSFET. Calculate the temperature rise according to package thermal-resistance specifications to ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature. The worstcase dissipation for the high-side MOSFET occurs at both extremes of input voltage, and the worst-case dissipation for the low-side MOSFET occurs at maximum input voltage.

Duty = (VOUT + VO2) / (VIN - VO1)

PD (UPPER FET) =  $ILOAD^2 \times RDS(ON) \times duty + VIN \times ILOAD \times f \times [(VIN \times CRSS) / IGATE + 20ns]$ 

PD (LOWER FET) =  $ILOAD^2 \times RDS(ON) \times (1 - duty)$ 

where  $V_Q$  = the on-state voltage drop ( $I_{LOAD}$  x RDS(ON)), CRSS = the MOSFET reverse transfer capacitance, IGATE = the DH driver peak output current capability (1A typ), and the DH driver inherent rise/fall time is 20ns. The MAX1637's output undervoltage shutdown function protects the synchronous rectifier under output short-circuit conditions. To reduce EMI, add a  $0.1\mu F$  ceramic capacitor from the high-side switch drain to the low-side switch source.

#### Rectifier Clamp Diode

The rectifier is a clamp across the low-side MOSFET that catches the negative inductor swing during the 60ns dead time between turning one MOSFET off and turning each low-side MOSFET on. The latest generations of MOSFETs incorporate a high-speed silicon body diode, which serves as an adequate clamp diode if efficiency is not of primary importance. A Schottky diode can be placed in parallel with the body diode to reduce the forward voltage drop, typically improving efficiency 1% to 2%. Use a diode with a DC current rating equal to one-third of the load current; for example, use an MBR0530 (500mA-rated) type for loads up to 1.5A, a 1N5819 type for loads up to 3A, or a 1N5822 type for loads up to 10A. The rectifier's rated reversebreakdown voltage must be at least equal to the maximum input voltage, preferably with a 20% margin.

#### **Boost-Supply Diode D2**

A signal diode such as a 1N4148 works well in most applications. Do not use large power diodes, such as 1N5817 or 1N4001.

#### Low-Voltage Operation

Low input voltages and low input-output differential voltages each require extra care in their design. Low VIN-VOUT differentials can cause the output voltage to sag when the load current changes abruptly. The sag's amplitude is a function of inductor value and maximum duty factor ( $D_{MAX}$ , an *Electrical Characteristics* parameter, 93% guaranteed over temperature at f = 200kHz) as follows:

Table 5 is a low-voltage troubleshooting guide. The cure for low-voltage sag is to increase the output capacitor's value. For example, at  $V_{\rm IN}=5.5$ V,  $V_{\rm OUT}=5$ V,  $L=10\mu H$ , f=200kHz, and  $I_{\rm STEP}=3$ A, a total capacitance of  $660\mu F$  keeps the sag below 200mV. Note that only the capacitance requirement increases; the ESR requirements do not change. Therefore, the

added capacitance can be supplied by a low-cost bulk capacitor in parallel with the normal low-ESR capacitor.

### Applications Information

#### Heavy-Load Efficiency Considerations

The major efficiency-loss mechanisms under loads are as follows, in the usual order of importance:

- $P(I^2R) = I^2R$  losses
- P(tran) = transition losses
- P(gate) = gate-charge losses
- P(diode) = diode-conduction losses
- P(cap) = capacitor ESR losses
- P(IC) = losses due to the IC's operating supply current

Inductor core losses are fairly low at heavy loads because the inductor's AC current component is small. Therefore, these losses are not considered in this analysis. Ferrite cores are preferred, especially at 300kHz, but powdered cores, such as Kool-Mu, can also work well.

Efficiency = POUT / PIN x 100%  
= POUT / (POUT + PTOTAL) x 100%  
PTOTAL = 
$$P(I^2R)$$
 +  $P(tran)$  +  $P(gate)$  +  $P(diode)$  +  $P(cap)$  +  $P(IC)$ 

where RDC is the DC resistance of the coil, RDS(ON) is the MOSFET on-resistance, and RSENSE is the currentsense resistor value. The RDS(ON) term assumes identical MOSFETs for the high-side and low-side switches because they time-share the inductor current. If the MOSFETs are not identical, their losses can be estimated by averaging the losses according to duty factor.

 $P = (I^2R) = ILOAD^2 \times (RDC + RDS(ON) + RSENSE)$ 

PD(tran) = transition loss = 
$$V_{IN} \times I_{LOAD} \times f \times [(V_{IN} C_{RSS} / I_{GATE}) + 20ns]$$

where CRSS is the reverse transfer capacitance of the high-side MOSFET (a data sheet parameter), IGATE is the DH gate-driver peak output current (1.5A typ), and the rise/fall time of the DH driver is typically 20ns.

Table 5. Low-Voltage Troubleshooting Guide

SYMPTOM	CONDITION	ROOT CAUSE	SOLUTION
Sag or droop in Vout under step-load change	Low VIN-VOUT differential, under 1.5V	Limited inductor-current slew rate per cycle	Increase bulk output capacitance per formula (see <i>Low-Voltage Operation</i> section). Reduce inductor value.
Dropout voltage is too high	Low V <sub>IN</sub> -V <sub>OUT</sub> differential, under 1V	Maximum duty-cycle limits exceeded	Reduce operation to 200kHz. Reduce MOSFET on-resistance and coil DC resistance.

 $P(gate) = Q_g \times f \times VGG$ 

where  $Q_g$  is the sum of the gate-charge values for low-side and high-side switches. For matched MOSFETs,  $Q_g$  is twice the data-sheet value of an individual MOSFET. Efficiency can usually be optimized by connecting  $V_{GG}$  to the most efficient 5V source, such as the system +5V supply.

 $P(diode) = diode conduction losses = I_{LOAD} \times V_{FWD}$   $\times t_{D} \times f$ 

where  $t_D$  is the diode conduction time (120ns typ), and  $V_{FWD}$  is the diode forward voltage. This power is dissipated in the MOSFET body diode if no external Schottky diode is used.

P(cap) = input capacitor ESR loss =  $I_{RMS}^2$  x  $R_{ESR}$  where  $I_{RMS}$  is the input ripple current as calculated in the *Input Capacitor Value* section.

#### **Light-Load Efficiency Considerations**

Under light loads, the PWM operates in discontinuous mode. The inductor current discharges to zero at some point during the charging cycle. This makes the inductor current's AC component high compared to the load current, which increases core losses and I<sup>2</sup>R losses in the input-output filter capacitors. For best light-load efficiency, use MOSFETs with moderate gate-charge levels and use ferrite MPP or other low-loss core material. Avoid powdered-iron cores; even Kool-Mu (aluminum alloy) is not as desirable as ferrite.

#### **Low-Noise Operation**

Noise-sensitive applications such as hi-fidelity multimedia-equipped systems, cellular phones, RF communicating computers, and electromagnetic pen-entry systems should operate the controller in PWM mode (SKIP = high). This mode forces a constant switching frequency, reducing interference due to switching noise by concentrating the radiated EM fields at a known frequency outside the system audio or IF bands. Choose an oscillator frequency for which switching-frequency harmonics do not overlap a sensitive frequency band. If necessary, synchronize the oscillator to a tight-tolerance external clock generator.

#### Powering From a Single Low-Voltage Supply

The circuit of Figure 7 is powered from a single 3.3V to 5.5V source and delivers 4A at 2.5V. At input voltages of 3.15V, this circuit typically achieves efficiencies of 90% at 3.5A load currents. When using a single supply to power both VBATT and VBIAS, be sure that it does not exceed the 5.5V rating (6V absolute maximum) for VGG

and VCC. Also, heavy current surges from the input may cause transient dips on VCC. To prevent this, the decoupling capacitor on VCC may need to be increased to  $2\mu F$  or greater. This circuit uses low-threshold (specified at VGS = 2.7V) IRF7401 MOSFETs which allow a typical startup of 3.15V at above 4A. Low input voltages demand the use of larger input capacitors. Sanyo OS-CONs are recommended for their high capacity and low ESR.

#### PC Board Layout Considerations

Good PC board layout is required to achieve specified noise, efficiency, and stable performance. The PC board layout artist must be given explicit instructions, preferably a pencil sketch showing the placement of power-switching components and high-current routing. See the PC board layout in the MAX1637 evaluation kit manual for examples. A ground plane is essential for optimum performance. In most applications, the circuit will be located on a multi-layer board, and full use of the four or more copper layers is recommended. Use the top layer for high-current connections, the bottom layer for quiet connections (REF, CC, GND), and the inner layers for an uninterrupted ground plane. Use the following step-by-step guide:

- 1) Place the high-power components (C1, C2, Q1, Q2, D1, L1, and R1) first, with their grounds adjacent.
  - Minimize current-sense resistor trace lengths and ensure accurate current sensing with Kelvin connections (Figure 8).
  - *Minimize ground trace lengths* in the high-current paths.
  - *Minimize other trace lengths* in the high-current paths.
    - Use >5mm-wide traces.
    - CIN to high-side MOSFET drain: 10mm max length
    - Rectifier diode cathode to low side
    - MOSFET: 5mm max length
    - LX node (MOSFETs, rectifier cathode, inductor): 15mm max length

Ideally, surface-mount power components are butted up to one another with their ground terminals almost touching. These high-current grounds are then connected to each other with a wide, filled zone of top-layer copper so they do not go through vias. The resulting top-layer subground plane is connected to the normal inner-layer ground plane at the output ground terminals, which ensures that the IC's analog ground is




Figure 7. 3.15V to 5.5V Single-Supply Application Circuit

sensing at the supply's output terminals without interference from IR drops and ground noise. Other high-current paths should also be minimized, but focusing primarily on short ground and current-sense connections eliminates about 90% of all PC board layout problems (see the PC board layouts in the MAX1637 evaluation kit manual for examples).

- 2) Place the IC and signal components. Keep the main switching nodes (LX nodes) away from sensitive analog components (current-sense traces and REF capacitor). Place the IC and analog components on the opposite side of the board from the powerswitching node. **Important**: The IC must be no further than 10mm from the current-sense resistors. Keep the gate-drive traces (DH, DL, and BST) shorter than 20mm and route them away from CSH, CSL, and REF. Place ceramic bypass capacitors close to the IC. The bulk capacitors can be placed further away.
- 3) Use a single-point star ground where the input ground trace, power ground (subground plane), and





Figure 8. Kelvin Connections for the Current-Sense Resistors

normal ground plane meet at the supply's output ground terminal. Connect both IC ground pins and all IC bypass capacitors to the normal ground plane.

\_\_\_\_\_Chip Information

TRANSISTOR COUNT: 2164

### Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600